## Features

- 2.5 V or 3.3 V operation
- 200-MHz clock support
- Two LVCMOS-ILVTTL-compatible inputs
- Ten clock outputs: drive up to 20 clock lines
- $1 \times$ or $1 / 2 \times$ configurable outputs
- Output three-state control
- 250-ps max. output-to-output skew
- Pin-compatible with MPC946, MPC9446
- Available in commercial and industrial temperature range
- 32-pin TQFP package


## Description

The CY29946 is a low-voltage $200-\mathrm{MHz}$ clock distribution buffer with the capability to select one of two LVCMOS/LVTTL compatible input clocks. These clock sources can be used to provide for test clocks as well as the primary system clocks All other control inputs are LVCMOS/LVTTL compatible. The 10 outputs are LVCMOS or LVTTL compatible and can drive $50 \Omega$ series or parallel terminated transmission lines. For series terminated transmission lines, each output can drive one or two traces giving the device an effective fanout of 1:20.
The CY29946 is capable of generating $1 \times$ and $1 / 2 \times$ signals from a $1 \times$ source. These signals are generated and retimed internally to ensure minimal skew between the $1 \times$ and $1 / 2 \times$ signals. $\operatorname{SEL}(\mathrm{A}: \mathrm{C})$ inputs allow flexibility in selecting the ratio of $1 \times$ to $1 / 2 \times$ outputs.

The CY29946 outputs can also be three-stated via MR/OE\# input. When MR/OE\# is set HIGH, it resets the internal flip-flops and three-states the outputs

## Block Diagram



Pin Configuration


CY29946
Pin Description ${ }^{[1]}$

| Pin | Name | PWR | I/O | Description |
| :---: | :---: | :---: | :---: | :---: |
| 3, 4 | TCLK(0,1) |  | I, PU | External Reference/Test Clock Input |
| 26, 28, 30 | QA(2:0) | VDDC | $\bigcirc$ | Clock Outputs |
| 19, 21, 23 | QB(2:0) | VDDC | 0 | Clock Outputs |
| 10, 12, 14, 16 | QC(0:3) | VDDC | $\bigcirc$ | Clock Outputs |
| 5, 6, 7 | DSEL(A:C) |  | I, PD | Divider Select Inputs. When HIGH, selects $\div 2$ input divider. When LOW, selects $\div 1$ input divider. |
| 1 | TCLK_SEL |  | I, PD | TCLK Select Input. When LOW, TCLKO clock is selected and when HIGH TCLK1 is selected. |
| 32 | MR/OE\# |  | I, PD | Output Enable Input. When asserted LOW, the outputs are enabled and when asserted HIGH, internal flip-flops are reset and the outputs are three-stated. If more than 1 Bank is being used in / 2 Mode, a reset must be performed (MR/OE\# Asserted High) after power-up to ensure all internal flip-flops are set to the same state. |
| $\begin{aligned} & 9,13,17,18 \\ & 22,25,29 \end{aligned}$ | VDDC |  |  | 2.5 V or 3.3V Power Supply for Output Clock Buffers |
| 2 | VDD |  |  | 2.5V or 3.3V Power Supply |
| $\begin{aligned} & 8,11,15,20, \\ & 24,27,31 \end{aligned}$ | VSS |  |  | Common Ground |

Note:

1. $\mathrm{PD}=$ Internal pull-down. $\mathrm{PU}=$ Internal pull-up.

CY29946

| Absolute Maximum Conditions ${ }^{[2]}$ |
| :---: |
| Maximum Input Voltage Relative to $\mathrm{V}_{\mathrm{SS}}$ : $\ldots . . . . . . . . . ~ \mathrm{~V}_{\mathrm{SS}}-0.3 \mathrm{~V}$ |
| Maximum Input Voltage Relative to $\mathrm{V}_{\mathrm{DD}}: \ldots . . . . . . . . . . \mathrm{V}_{\mathrm{DD}}+0.3 \mathrm{~V}$ |
| Storage Temperature: ............................ $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Operating Temperature: ............................. $40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Maximum ESD protection ......................................... 2 kV |
| Maximum Power Supply: ...........................................5.5V |
| Maximum Input Current: ....................................... 20 mA |

This device contains circuitry to protect the inputs against damage due to high static voltages or electric field; however, precautions should be taken to avoid application of any voltage higher than the maximum rated voltages to this circuit. For proper operation, $\mathrm{V}_{\text {in }}$ and $\mathrm{V}_{\text {out }}$ should be constrained to the range:
$V_{S S}<\left(V_{\text {in }}\right.$ or $\left.V_{\text {out }}\right)<V_{\text {DD }}$.
Unused inputs must always be tied to an appropriate logic voltage level (either $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ ).

DC Electrical Specifications: $\mathrm{V}_{\mathrm{DD}}=\mathrm{V}_{\mathrm{DDC}}=3.3 \mathrm{~V} \pm 10 \%$ or $2.5 \mathrm{~V} \pm 5 \%$, over the specified temperature range

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VIL | Input Low Voltage |  | $\mathrm{V}_{\text {SS }}$ |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{DD}}$ | V |
| $\mathrm{I}_{\text {IL }}$ | Input Low Current ${ }^{[3]}$ |  |  |  | -100 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\mathrm{IH}}$ | Input High Current ${ }^{[3]}$ |  |  |  | 100 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {OL }}$ | Output Low Voltage ${ }^{[4]}$ | $\mathrm{I}_{\mathrm{OL}}=20 \mathrm{~mA}$ |  |  | 0.4 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage ${ }^{[4]}$ | $\mathrm{I}_{\mathrm{OH}}=-20 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 2.5 |  |  | V |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-20 \mathrm{~mA}, \mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ | 1.8 |  |  |  |
| I ${ }^{\text {DDQ }}$ | Quiescent Supply Current |  |  | 5 | 7 | mA |
| ${ }^{\text {IDD }}$ | Dynamic Supply Current | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, Outputs @ $100 \mathrm{MHz}, \mathrm{CL}=30 \mathrm{pF}$ |  | 130 |  | mA |
|  |  | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$, Outputs @ $160 \mathrm{MHz}, \mathrm{CL}=30 \mathrm{pF}$ |  | 225 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$, Outputs @ $100 \mathrm{MHz}, \mathrm{CL}=30 \mathrm{pF}$ |  | 95 |  |  |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$, Outputs @ $160 \mathrm{MHz}, \mathrm{CL}=30 \mathrm{pF}$ |  | 160 |  |  |
| $\mathrm{Z}_{\text {Out }}$ | Output Impedance | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ | 12 | 15 | 18 | W |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ | 14 | 18 | 22 |  |
| $\mathrm{C}_{\text {in }}$ | Input Capacitance |  |  | 4 |  | pF |

AC Electrical Specifications $V_{D D}=V_{D D C}=3.3 \mathrm{~V} \pm 10 \%$ or $2.5 \mathrm{~V} \pm 5 \%$, over the specified temperature range ${ }^{[5]}$

| Parameter | Description | Conditions | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Fmax | Input Frequency ${ }^{[6]}$ | $\mathrm{V}_{\mathrm{DD}}=3.3 \mathrm{~V}$ |  |  | 200 | MHz |
|  |  | $\mathrm{V}_{\mathrm{DD}}=2.5 \mathrm{~V}$ |  |  | 170 |  |
| Tpd | TTL_CLK To Q Delay ${ }^{[6]}$ |  | 5.0 |  | 11.5 | ns |
| FoutDC | Output Duty Cycle ${ }^{\text {[6, 7] }}$ | Measured at $\mathrm{V}_{\mathrm{DD}} / 2$ | 45 |  | 55 | \% |
| tpZL, tpZH | Output enable time (all outputs) |  | 2 |  | 10 | ns |
| tpLZ, tpHZ | Output disable time (all outputs) |  | 2 |  | 10 | ns |
| Tskew | Output-to-Output Skew ${ }^{[6,8]}$ |  |  | 150 | 250 | ps |
| Tskew(pp) | Part-to-Part Skew ${ }^{[9]}$ |  |  | 2.0 | 4.5 | ns |
| Tr/Tf | Output Clocks Rise/Fall Time ${ }^{\text {[8] }}$ | $\begin{aligned} & 0.8 \mathrm{~V} \text { to } 2.0 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DD}}=3.3 \mathrm{~V} \end{aligned}$ | 0.10 |  | 1.0 | ns |
|  |  | $\begin{aligned} & 0.6 \mathrm{~V} \text { to } 1.8 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{DD}}=2.5 \mathrm{~V} \end{aligned}$ | 0.10 |  | 1.3 |  |

## Notes:

2. Multiple Supplies: The voltage on any input or I/O pin cannot exceed the power pin during power-up. Power supply sequencing is NOT required.
3. Inputs have pull-up/pull-down resistors that effect input current.
4. Driving series or parallel terminated $50 \Omega$ (or $50 \Omega$ to $\mathrm{V}_{\mathrm{DD}} / 2$ ) transmission lines.
5. Parameters are guaranteed by design and characterization. Not 100\% tested in production. All parameters specified with loaded outputs.
6. Outputs driving $50 \Omega$ transmission lines.
7. $50 \%$ input duty cycle.
8. See Figure 1.
9. Part-to-Part skew at a given temperature and voltage.


Figure 1. LVCMOS_CLK CY29946 Test Reference for $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$


Figure 2. LVCMOS Propagation Delay (TPD) Test Reference


Figure 3. Output Duty Cycle (FoutDC)


Figure 4. Output-to-Output Skew tsk(0)

## Ordering Information

| Part Number | Package Type | Production Flow |
| :--- | :--- | :--- |
| CY29946AXI | 32 -pin TQFP | Industrial, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| CY29946AIXT | 32 -pin TQFP - Tape and Reel | Industrial, $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| CY29946AXC | 32 -pin TQFP | Commercial, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |
| CY29946AXCT | 32-pin TQFP - Tape and Reel | Commercial, $0^{\circ} \mathrm{C}$ to $+70^{\circ} \mathrm{C}$ |

## Package Drawing and Dimensions

32-Lead Thin Plastic Quad Flatpack $7 \times 7 \times 1.0 \mathrm{~mm}$ A32


All product and company names mentioned in this document may be the trademarks of their respective holders.

## Document History Page

| Document Title: CY29946 2.5V or 3.3V, 200-MHz, 1:10 Clock Distribution Buffer <br> Document <br> Number: 38-07286 |  |  |  |  |
| :---: | :---: | :---: | :---: | :--- |
| REV. | ECN NO. | Issue Date | Orig. of <br> Change | Description of Change |
| ${ }^{* *}$ | 111097 | $02 / 07 / 02$ | BRK | New data sheet |
| *A | 116780 | $08 / 15 / 02$ | HWT | Added the commercial temperature range in the Ordering Information |
| *B | 122878 | $12 / 22 / 02$ | RBI | Added power-up requirements to Maximum Ratings |
| ${ }^{*} \mathrm{C}$ | 130007 | $10 / 15 / 03$ | RGL | Fixed the block diagram. <br> Fixed the MK/OE\# description in the pin description table. |
| *D | 131375 | $11 / 21 / 03$ | RGL | Updated document history page (revision *C) to reflect changes that were <br> not listed. |
| *E | 221587 | See ECN | RGL | Minor Change: Moved up the word Block Diagram in the first page. |

